Year | 2011 |
---|---|
Authors | Su, Chau-Chin |
Paper Title | Ying-Chieh Ho, Ya-Ting Chen and Chauchin Su, ” A Power Efficient On-chip Bus Design with Dynamic Voltage and Frequency Scaling Scheme,” International Journal of Electrical Engineering, Vol. 17, No. 3, pp207-215, 2010. |
Date of Publication | 2011-07-20 |