Communications Engineering, NYCU

 

Ø      VLSI technology

[16] R.Shirota, Y.Itoh, R.Nakayama, M.Momodomi, S.Inoue, R.Kirisawa, Y.Iwata, M.Chiba, and F.Masuoka, “A new NAND cell for ultra high density 5V only EEPROMs,” in Symp. VLSI Technology Dig. Tech. Papers, pp.33-34, June 1988.

[17] R.Kirisawa, S.Aritome, R.Nakayama, T.Endoh, R.Shirota, and F.Masuoka, "A NAND Structured Cell with a New Programming Technology for High Reliable 5 V-Only Flash EEPROM," in Symp. VLSI Technology Dig. Tech. Papers, pp.129-130, June 1990.

[18] H.Watanabe, S.Aritome, G.J.Hemink, T.Maruyama, R.Shirota, “Sacling of tunnel oxide thickness for Flash EEPROMs Realizing Stress-Induced Leakage Current Reduction”, in Symp. VLSI Technology Dig. Tech. Papers, pp.47-45, June, 1994.

[19] H.G.Hemink, T.Tanaka, T.Endoh, S.Aritome, and R.Shirota, “Fast and accurate programming method for multilevel NAND flash EEPROM’s,” in Symp. VLSI Technology Dig. Tech. Papers, pp.129-130, June 1995.

[20] S.Satoh, K.Shimizu, T.Tanaka, F.Arai, S.Aritome, and R.Shirota, “A novel Channel Boost Capacitance (CBC) cell technology with low program disturbance suitable for fast programming 4Gbit NAND Flash memories,” in Symp. VLSI Technologies Dig. Tech. Papers, pp.108-109, June 1998.

[21] M.Ichige, Y.Takeuchi, K.Sugimae, A.Sato, M.Matsui, T.Kamigaki, H.Kutsukake, Y.Ishibashi, M.Saito, S.Mori, H.Meguro, S.Miyazaki, T.Miwa, S.Takahashi, T.Iguchi, N.Kawai, S.Tamon, N.Arai, H.Kamata, T.Minami, H.Iizuka, M.Higashitani, T.Pham, G.Hemink, M.Momodomi and R.Shirota, “A novel self-aligned shallow trench isolation cell for 90nm 4Gbit NAND Flash EEPROMs,” in Symp. VLSI technologies Dig. Tech. Papers, pp.89-90, June 2003.

 

Ø      VLSI Circuits

[22] T.Tanaka, M.Momodomi, Y.Iwata, Y.Tanaka, H.Oodaira, Y.Itoh, R.Shirota, K.Ohuchi, and F.Masuoka, “A 4-Mbit NAND-EEPROM with tight programmed Vt distribution,” in Symp. VLSI Circuits Dig. Tech. Papers, pp.105-106, June 1990.

[23] T.Tanaka, Y.Tanaka, H.Nakamura, H.Oodaira, S.Aritome, R.Shirota, and F.Masuoka, “A Quick Intelligent Page-Programming Architecture 3V-Only NAND- EEPROMs,” in Symp. VLSI Circuits Dig. Tech. Papers, pp.20-21, June 1992.

[24] T.Tanzawa, T.Tanaka, K.Takeuchi, R.Shirota, S.Aritome, H.Watanabe, G.Hemink, K.Shimizu, S.Sato, Y.Takeuchi, and K.Ohuchi, “A compact on-chip ECC for low cost Flash memories,” in Symp. VLSI Circuits Dig. Tech. Papers, pp.59-60, June 1996.

 

Ø      Other Conferences

[25] M.Momodomi, Y.Iwata, T.Tanaka, Y.Ithoh, R.Shirota, F.Masuoka, “A high density NAND EEPROM with Block-page Programming for Micorcomputer Applications”, in IEEE CICC, pp.10.1.1-4, May, 1989.

 

[26] S.Aritome, R.Kirisawa, T.Endoh, N.Nakayama, R.Shirota, K.Sakui, K.Ohuchi, and F.Masuoka, “Extended Data Retention Characteristics after more than 104 Write and Erase Cycles in EEPROM’s,” in IEEE IRPS 1990, pp.259-264, 1990.

[27] S.Aritome, K.Hatakeyama, T.Endoh, T.Yamaguchi, S.Shuto, H.Iizuka, T.Maruyama, H.Watanabe, G.J.Hemink, T.Tanaka, M.Momodomi, K.Sakui, and R.Shirota, “A 1.13mm² memory cell technology for reliable 3.3V 64M NAND EEPROMs,” in Extended Abstracts of SSDM, pp.446-448, Aug.1993.

[28] M.Momodomi, R.Shirota, K.Sakui, T.Endoh, and F.Masuoka, “Trend of NAND Flash memory and future development,” in International Workshop on Advanced LSI’s, pp.219-225, July 1995.

[29] K.Sakui, T.Tanaka, H.Nakamura, M.Momodomi, T.Endoh, R.Shirota, S.Watanabe, K.Ohuchi, and F.Masuoka, “A shielded bitline sensing technology for a high-density and low-voltage NAND EEPROM design,” in International Workshop on Advanced LSI’s, pp.226-232, July 1995.

[30] K.Sakui, Y.Itoh, R.Shirota, Y.Iwata, S.Aritome, T.Tanaka, K.Imamiya, J.Kishida, M.Momodomi, and J.Miyamoto, “Invited Paper: NAND Flash memory technology and future direction,” in IEEE 1997 NVSMW, pp.1-34, Feb. 1997.

[31] F.Arai, T.Maruyama and R.Shirota, “Extended Data Retention Process Tcdhnology for Highly Reliable Flash EEPROMs of 10⁶ to 10⁷ W/E Cycles”, in IEEE IRPS 1998, pp.378-382, April 1998.

[32] R.Shirota, “Invited paper: A Review of 256Mbit NAND Flash Memories and NAND Flash Future Trend.” in Non-Volatile Semiconductor Memory Workshop, pp.22-32, Feb.2000.

[33] R.Shirota, “Test and repair of non-volatile commodity and embedded memories (NAND flash memory) “ in IEEE test Conference, pp.1221,Oct. 2002

[34] R.Shirota, “Invited paper:Future Trends in NAND-Type Flash Memory,” in Extended Abstracts of SSDM, pp.250-251, Aug.2004.

[35] R.Shirota, “Review of NAND Flash reliability,” in IEEE IRPS Tutorial notes, No.223, April 2005.

[36] R.Shirota, “NAND Flash Scaling and Technology Development” in Japan Semiconductor Technology Forum”, Jan. 2006.

[37] R.Shirota, “ Roadmap of the Flash Memory”, IEEE International Workshop on Digital Object Identifier in Memory Technology, Design, and Testing, MTDT, pp: xii – xii, Jun. 2006

[38] BREAKTHROUGH---Memory of the Future, The JAPAN, Journal, August, 2006

[39] R.Shirota, “Scaling trend of Flash memory for File storage”, in Memory, Tech, Design, Testing Workshop, pp.16, 2007.

[40] R.Shirota, “Review of recent development of high density Flash memory”, in New Non-Volatile Memory Workshop at ITRI, session B1, Nov. 2008.

[41] Hsin-Heng Wang, Chiu-Tsung Huang, Shin-Hsien Chen, Kuo, R, Sophia Liu, Ling-Kuey Yang, Houng-Chi Wei, Pittikoun, S., R.Shirota, Chin-chen Cho, ”A Study of Slow Erasing Speed at Edge Cell in Nano-Scale NAND Flash Memory”, in VLSI-TSA International Symposium, pp.87 – 88, 2008.

[42] R.Shirota, “Review of Recent Flash Memory Development”, in Symposium on Nano Device Technology, Session 1.2, Apr. 2010.

[43] C.H.Liu, Y.M.Lin, R.Shirota, H.C.Wei, L.T.Kuo, C.Han.Liu, S.H.Chen, H.P.Wang, Y.Sakamoto, S.Pittikoun, “Self-Aligned Trench Isolation Recess Effect on Cell Performance and Reliability of 42nm NAND Flash Memory”, in VLSI-TSA, Session 3.1, Apr. 2010.

Ø      IEDM

[1]  F.Masuoka, M.Momodomi, Y.Iwata, and R.Shirora, “New Ultra High Density EPROM and Flash EEPROM with NAND Structured Cell,” in IEDM Tech. Dig., pp.552-555, Dec. 1987.

[2]  M.Momodomi, R.Kirisawa, R.Nakayama, S.Aritome, T.Endoh, Y.Itoh, Y.Iwata, H.Oodaira, T.Tanaka, M.Chiba, R.Shirota, and F.Masuoka, “New device technologies for 5V-only 4Mb EE-PROM with NAND structure cell,” in IEDM Tech. Dig., pp.412-415, Dec. 1988.

[3]  R.Shirota, T.Endo, M.Momodomi, R.Nakayama, S.Inoue, R.Kirisawa, and F.Masuoka, “An accurate model of subbreakdown due to Band-to-Band tunneling and its application,” in IEDM Tech. Dig., pp.26-29, Dec. 1988.

[4]  T.Endo, R.Shirota, Y.Tanaka, R.Nakayama, R.Kirisawa, S.Aritome, and F.Masuoka, “New design technology for EEPROM memory cells with 10 million write/erase cycling endurance,” in IEDM Tech. Dig., pp.599-602, Dec. 1989.

[5]  R.Shirota, R.Nakayama, R.Kirisawa, M.Momodomi, K.Sakui, Y.Itoh, S.Aritome, T.Endoh, F.Hatori, and F.Masuoka, "A 2.3 m2 Memory Cell Structure for 16 Mb NAND EEPROM’s," in IEDM Tech. Dig., pp. 103-106, Dec. 1990.

[6]  S.Aritome, R.Shirota, R.Kirisawa, T.Endoh, R.Nakayama, K.Sakui, and F.Masuoka, “A reliable bi-polarity write/erase technology in Flash EEPROMs,” in IEDM Tech. Dig., pp.111-114, Dec. 1990.

[7]  R.Shirota, T.Yamaguchi, “A New Analytical Model for low Voltage Hot Electron Taking Auger Recombination as well as phonon Scattering Process into Account,” in IEDM Tech. Dig. pp.123-126. 1991.

[8]  S.Aritome, S.Satoh, T.Maruyama, H.Watanabe, S.Shuto, G.J.Hemink, R.Shirota, S.Watanabe, and F.Masuoka, "A 0.67m2 Self-Aligned Shallow Trench Isolation Cell (SA-STI-Cell) for 3V-only 256Mbit NAND EEPROM’s," in IEDM Tech. Dig., pp. 61-64, Dec. 1994.

[9]  S.Aritome, Y.Takeuchi, S.Sato, H.Watanabe, K.Shimizu, G.J.Hemink, and R.Shirota, “A novel side-wall transfer-transistor cell (SWATT cell) for multi-level NAND EEPROM’s,” in IEDM Tech. Dig., pp.275-278, Dec. 1995.

[10] S.Satoh, H.Hagiwara, T.Tanzawa, K.Takeuchi, and R.Shirota, "A Novel Isolation-Scaling Technology for NAND EEPROMs with the Minimized Program Disturbance," in IEDM Tech. Dig., pp. 291-294, Dec. 1997.

[11] A.Goda, W.Moriyama, H.Hazama, H.Iizuka, K.Shimizu, S.Aritome and R.Shirota, “A Novel Surface-Oxidized Barrier-SiN Cell Technology to improve Endurance and Read-Disturb Characteristics for Gigabit NAND Flash Memories.” In IEDM Tech. Dig., pp.771-774, Dec. 2000.

[12] F.Arai, S.Satoh, T.Yaegashi, E.Kamiya, Y.Matunaga, Y.Takeuchi, H.Kamata, A.Shimizu, N.Ohtani, N.Kai, S.Takahashi, W.Moriyama, K.Kugimiya, S.Miyazaki, T.Hirose, H.Meguro, K.Hatakeyama, K.Shimizu, R.Shiorta, “High Density(4.4F²) NAND Flash technology Using Super-Shallow Channel Profile(SSCP) engineering.” In IEDM tech. Dig., pp775-778, Dec. 2000. 

 

Ø      ISSCC

[13] Y.Itoh, M.Momodomi, R.Shirota, Y.Iwata, R.Nakayama, R.Kirisawa, T.Tanaka, K.Toita, S.Inoue, and F.Masuoka, “An Experimental 4Mb CMOS EEPROM with a NAND Structured Cell,” in ISSCC Dig. Tech. Papers, pp.134-135, Feb. 1989.

[14] K.Imamiya, Y.Sugiura, H.Nakamura, T.Himeno, K.Takeuchi, T.Ikehashi, K.Kanda, K.Hosono, R.Shirota, S.Aritome, K.Shimizu, K.Hatakeyama, and K.Sakui, “A 130mm2 256Mb NAND Flash with Shallow Trench Isolation Technology,” in ISSCC Dig. Tech. Papers, pp.112-113, Feb. 1999.

[15] H.Nakamura, K.Imamiya, T.Himeno, T.Yamamura, T.Ikehashi, K.Takeuchi, M. Kanda, K.Hosono, T.Futatsuyama, K.Kawai, R.Shirota, N.Arai, F.Arai, K.Hatakeyama, H.Hazama, M.Saito, H.Meguro, K.Conley, K.Quader, Chen.Jian , “A 125mm² 1Gb NAND flash memory with 10MB/s program throughput “ in ISSCC, Dig. Tech. Parers, pp.82-411, Feb. 2002

 

Ø      VLSI technology

[16] R.Shirota, Y.Itoh, R.Nakayama, M.Momodomi, S.Inoue, R.Kirisawa, Y.Iwata, M.Chiba, and F.Masuoka, “A new NAND cell for ultra high density 5V only EEPROMs,” in Symp. VLSI Technology Dig. Tech. Papers, pp.33-34, June 1988.

[17] R.Kirisawa, S.Aritome, R.Nakayama, T.Endoh, R.Shirota, and F.Masuoka, "A NAND Structured Cell with a New Programming Technology for High Reliable 5 V-Only Flash EEPROM," in Symp. VLSI Technology Dig. Tech. Papers, pp.129-130, June 1990.

[18] H.Watanabe, S.Aritome, G.J.Hemink, T.Maruyama, R.Shirota, “Sacling of tunnel oxide thickness for Flash EEPROMs Realizing Stress-Induced Leakage Current Reduction”, in Symp. VLSI Technology Dig. Tech. Papers, pp.47-45, June, 1994.

[19] H.G.Hemink, T.Tanaka, T.Endoh, S.Aritome, and R.Shirota, “Fast and accurate programming method for multilevel NAND flash EEPROM’s,” in Symp. VLSI Technology Dig. Tech. Papers, pp.129-130, June 1995.

[20] S.Satoh, K.Shimizu, T.Tanaka, F.Arai, S.Aritome, and R.Shirota, “A novel Channel Boost Capacitance (CBC) cell technology with low program disturbance suitable for fast programming 4Gbit NAND Flash memories,” in Symp. VLSI Technologies Dig. Tech. Papers, pp.108-109, June 1998.

[21] M.Ichige, Y.Takeuchi, K.Sugimae, A.Sato, M.Matsui, T.Kamigaki, H.Kutsukake, Y.Ishibashi, M.Saito, S.Mori, H.Meguro, S.Miyazaki, T.Miwa, S.Takahashi, T.Iguchi, N.Kawai, S.Tamon, N.Arai, H.Kamata, T.Minami, H.Iizuka, M.Higashitani, T.Pham, G.Hemink, M.Momodomi and R.Shirota, “A novel self-aligned shallow trench isolation cell for 90nm 4Gbit NAND Flash EEPROMs,” in Symp. VLSI technologies Dig. Tech. Papers, pp.89-90, June 2003.

 

Ø      VLSI Circuits

[22] T.Tanaka, M.Momodomi, Y.Iwata, Y.Tanaka, H.Oodaira, Y.Itoh, R.Shirota, K.Ohuchi, and F.Masuoka, “A 4-Mbit NAND-EEPROM with tight programmed Vt distribution,” in Symp. VLSI Circuits Dig. Tech. Papers, pp.105-106, June 1990.

[23] T.Tanaka, Y.Tanaka, H.Nakamura, H.Oodaira, S.Aritome, R.Shirota, and F.Masuoka, “A Quick Intelligent Page-Programming Architecture 3V-Only NAND- EEPROMs,” in Symp. VLSI Circuits Dig. Tech. Papers, pp.20-21, June 1992.

[24] T.Tanzawa, T.Tanaka, K.Takeuchi, R.Shirota, S.Aritome, H.Watanabe, G.Hemink, K.Shimizu, S.Sato, Y.Takeuchi, and K.Ohuchi, “A compact on-chip ECC for low cost Flash memories,” in Symp. VLSI Circuits Dig. Tech. Papers, pp.59-60, June 1996.

 

Ø      Other Conferences

[25] M.Momodomi, Y.Iwata, T.Tanaka, Y.Ithoh, R.Shirota, F.Masuoka, “A high density NAND EEPROM with Block-page Programming for Micorcomputer Applications”, in IEEE CICC, pp.10.1.1-4, May, 1989.

 

[26] S.Aritome, R.Kirisawa, T.Endoh, N.Nakayama, R.Shirota, K.Sakui, K.Ohuchi, and F.Masuoka, “Extended Data Retention Characteristics after more than 104 Write and Erase Cycles in EEPROM’s,” in IEEE IRPS 1990, pp.259-264, 1990.

[27] S.Aritome, K.Hatakeyama, T.Endoh, T.Yamaguchi, S.Shuto, H.Iizuka, T.Maruyama, H.Watanabe, G.J.Hemink, T.Tanaka, M.Momodomi, K.Sakui, and R.Shirota, “A 1.13mm² memory cell technology for reliable 3.3V 64M NAND EEPROMs,” in Extended Abstracts of SSDM, pp.446-448, Aug.1993.

[28] M.Momodomi, R.Shirota, K.Sakui, T.Endoh, and F.Masuoka, “Trend of NAND Flash memory and future development,” in International Workshop on Advanced LSI’s, pp.219-225, July 1995.

[29] K.Sakui, T.Tanaka, H.Nakamura, M.Momodomi, T.Endoh, R.Shirota, S.Watanabe, K.Ohuchi, and F.Masuoka, “A shielded bitline sensing technology for a high-density and low-voltage NAND EEPROM design,” in International Workshop on Advanced LSI’s, pp.226-232, July 1995.

[30] K.Sakui, Y.Itoh, R.Shirota, Y.Iwata, S.Aritome, T.Tanaka, K.Imamiya, J.Kishida, M.Momodomi, and J.Miyamoto, “Invited Paper: NAND Flash memory technology and future direction,” in IEEE 1997 NVSMW, pp.1-34, Feb. 1997.

[31] F.Arai, T.Maruyama and R.Shirota, “Extended Data Retention Process Tcdhnology for Highly Reliable Flash EEPROMs of 10⁶ to 10⁷ W/E Cycles”, in IEEE IRPS 1998, pp.378-382, April 1998.

[32] R.Shirota, “Invited paper: A Review of 256Mbit NAND Flash Memories and NAND Flash Future Trend.” in Non-Volatile Semiconductor Memory Workshop, pp.22-32, Feb.2000.

[33] R.Shirota, “Test and repair of non-volatile commodity and embedded memories (NAND flash memory) “ in IEEE test Conference, pp.1221,Oct. 2002

[34] R.Shirota, “Invited paper:Future Trends in NAND-Type Flash Memory,” in Extended Abstracts of SSDM, pp.250-251, Aug.2004.

[35] R.Shirota, “Review of NAND Flash reliability,” in IEEE IRPS Tutorial notes, No.223, April 2005.

[36] R.Shirota, “NAND Flash Scaling and Technology Development” in Japan Semiconductor Technology Forum”, Jan. 2006.

[37] R.Shirota, “ Roadmap of the Flash Memory”, IEEE International Workshop on Digital Object Identifier in Memory Technology, Design, and Testing, MTDT, pp: xii – xii, Jun. 2006

[38] BREAKTHROUGH---Memory of the Future, The JAPAN, Journal, August, 2006

[39] R.Shirota, “Scaling trend of Flash memory for File storage”, in Memory, Tech, Design, Testing Workshop, pp.16, 2007.

[40] R.Shirota, “Review of recent development of high density Flash memory”, in New Non-Volatile Memory Workshop at ITRI, session B1, Nov. 2008.

[41] Hsin-Heng Wang, Chiu-Tsung Huang, Shin-Hsien Chen, Kuo, R, Sophia Liu, Ling-Kuey Yang, Houng-Chi Wei, Pittikoun, S., R.Shirota, Chin-chen Cho, ”A Study of Slow Erasing Speed at Edge Cell in Nano-Scale NAND Flash Memory”, in VLSI-TSA International Symposium, pp.87 – 88, 2008.

[42] R.Shirota, “Review of Recent Flash Memory Development”, in Symposium on Nano Device Technology, Session 1.2, Apr. 2010.

[43] C.H.Liu, Y.M.Lin, R.Shirota, H.C.Wei, L.T.Kuo, C.Han.Liu, S.H.Chen, H.P.Wang, Y.Sakamoto, S.Pittikoun, “Self-Aligned Trench Isolation Recess Effect on Cell Performance and Reliability of 42nm NAND Flash Memory”, in VLSI-TSA, Session 3.1, Apr. 2010.

1, Non-volatile semiconductor memory device and method of programming a non ...
US Pat. 5774397 - Filed Sep 10, 1996

2, Electrically erasable programmable read-only memory with NAND cell structure
US Pat. 4959812 - Filed Dec 27, 1988

3, Electrically erasable and programmable non-volatile and multi-level memory ...
US Pat. 5602789 - Filed Aug 22, 1995

4, Electrically erasable programmable read-only memory with NAND cell structure ...
US Pat. 4939690 - Filed Dec 27, 1988

5, Electrically erasable programmable read-only memory with NAND cellstructure
US Pat. 5050125 - Filed Nov 17, 1988

6, Non-volatile semiconductor memory device
US Pat. 5555204 - Filed Jun 28, 1994

7, Non-volatile semiconductor memory with NAND cell structure and switching ...
US Pat. 5508957 - Filed Sep 26, 1994

8, Non-volatile semiconductor memory and method of manufacturing the same
US Pat. 5824583 - Filed Oct 14, 1997

9, Non-volatile semiconductor memory device and memory system using the same
US Pat. 5546351 - Filed Oct 20, 1994

10, Electrically erasable and programmable non-volatile memory system with write ...
US Pat. 5469444 - Filed Nov 16, 1994

11, Electrically erasable programmable read-only memory with NAND memory cell ...
US Pat. 5088060 - Filed Dec 26, 1990

12, Nonvolatile semiconductor storage device having buried electrode within ...
US Pat. 6034894 - Filed Jun 4, 1998

13, Electrically erasable programmable read-only memory with electric field ...
US Pat. 5293337 - Filed Apr 11, 1991

14, Nonvolatile semiconductor memory device with soft-programming to adjust ...
US Pat. 6134140 - Filed May 14, 1998

15, Electrically erasable programmable read-only memory with an array of one ...
US Pat. 5483484 - Filed May 18, 1994

16, Semiconductor memory device having charge-pump system with improved ...
US Pat. 5394372 - Filed Mar 26, 1993

17, NAND-type EEPROM having bit lines and source lines commonly coupled through ...
US Pat. 6151249 - Filed Mar 18, 1994

18, Nonvolatile semiconductor memory device
US Pat. 6208560 - Filed Jun 22, 2000

19, Nonvolatile semiconductor memory device having a small number of internal ...
US Pat. 5515327 - Filed Dec 20, 1994

20, Non-volatile semiconductor memory device with nand type memory cell arrays
US Pat. 5978265 - Filed Aug 15, 1991

21, Error correction/detection circuit and semiconductor memory device using the ...
US Pat. 5933436 - Filed Mar 6, 1996

22, Non-volatile semiconductor memory device with voltage stabilizing electrode
US Pat. 5179427 - Filed Apr 15, 1992

23, MOS type semiconductor device
US Pat. 5172198 - Filed Jul 8, 1991

24, Nonvolatile semiconductor memory device having extracting electrode
US Pat. 6310374 - Filed Dec 21, 1998

25, Electrically erasable programmable read-only memory with NAND cell structure ...
US Pat. 5440509 - Filed Feb 24, 1993

26, Nonvolatile semiconductor device using local self boost technique
US Pat. 6314026 - Filed Feb 8, 2000

27, Process for forming arrayed field effect transistors highly integrated on ...
US Pat. 5397723 - Filed Jul 11, 1991

28, Nonvolatile semiconductor memory, fabrication method for the same ...
US Pat. 6845042 - Filed Feb 6, 2003

29, Non-volatile semiconductor memory device with multi-layer gate structure
US Pat. 6853029 - Filed May 28, 2002

30, Nonvolatile semiconductor memory device capable of controlling mutual timing ...
US Pat. 6252798 - Filed Jun 25, 1998

31, Flash memory having memory section and peripheral circuit section
US Pat. 6667507 - Filed Jul 6, 2001

32, NAND type non-volatile semiconductor memory device
US Pat. 6859394 - Filed Mar 6, 2002

33, Method of making memory cell with shallow trench isolation
US Pat. 6274434 - Filed Nov 10, 1999

35, Non-volatile semiconductor memory device with a memory unit including not ...
US Pat. 6925008 - Filed Sep 27, 2002

36, Non-volatile semiconductor memory device with an improved verify voltage ...
US Pat. 6172911 - Filed Apr 1, 1999

37, Semiconductor device and manufacturing method
US Pat. 6894341 - Filed Dec 23, 2002

38, Nonvolatile semiconductor memory device having tapered portion on side wall ...
US Pat. 6462373 - Filed Nov 30, 2000

39, Nonvolatile semiconductor memory device having element isolating region of ...
US Pat. 6835978 - Filed Sep 21, 2001

40, Method of manufacturing NAND type EEPROM
US Pat. 5597748 - Filed May 23, 1994

41, Semiconductor device, semiconductor element and method for producing same
US Pat. 6534867 - Filed Sep 26, 2000

42, Semiconductor device and method of fabricating the same
US Pat. 6680230 - Filed Jul 24, 2002

43, Semiconductor memory device having memory cell section and peripheral ...
US Pat. 6590255 - Filed Jul 30, 2001

44, Semiconductor device having serially connected memory cell transistors ...
US Pat. 6703669 - Filed Nov 17, 2000

45, Semiconductor device and operation method thereof
US Pat. 6806525 - Filed Oct 24, 2002

46, Capacitor element with an opening portion formed in a peripheral circuit
US Pat. 6921960 - Filed Oct 31, 2001

47, Semiconductor device
US Pat. 6828627 - Filed Dec 23, 2003

48, Semiconductor memory device having row decoder in which high-voltage-applied ...
US Pat. 6868010 - Filed Feb 24, 2003

49, Semiconductor device and method of manufacturing the same
US Pat. 6639296 - Filed Jun 15, 2001

50, Nonvolatile semiconductor memory device and method for manufacturing the same
US Pat. 6747311 - Filed May 15, 2002

51, Semiconductor integrated circuit device
US Pat. 7082055 - Filed Apr 19, 2005

52, Time limit function utilization apparatus
US Pat. 7208933 - Filed Jun 29, 2006

53, Nonvolatile semiconductor memory and programming method for the same
US Pat. 7027329 - Filed Jun 14, 2004

54, Nonvolatile semiconductor memory device having a memory cell that includes a ...
US Pat. 6878985 - Filed Mar 7, 2003

55, Nonvolatile semiconductor memory device covered with insulating film which ...
US Pat. 6828624 - Filed Apr 25, 2000

56, Time limit function utilization
US Pat. 7075284 - Filed Jul 3, 2003

57, Semiconductor device and semiconductor integrated circuit having a ...
US Pat. 6396086 - Filed Sep 23, 1999

58, NAND-type flash memory on an SOI substrate with a carrier discharging operation
US Pat. 7408811 - Filed Apr 12, 2006

59, SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
US Pat. 11549770 - Filed Oct 16, 2006

60, Semiconductor memory device with a memory cell array formed on a ...
US Pat. 7259992 - Filed May 25, 2005

61, Semiconductor memory device improved in data writing
US Pat. 7616491 - Filed Apr 23, 2007

62, METHOD OF FABRICATING A SEMICONDUCTOR MEMORY DEVICE
US Pat. 11609614 - Filed Dec 12, 2006

63, Nonvolatile semiconductor memory device and manufacturing method thereof
US Pat. 7569879 - Filed Jan 30, 2007

64, SEMICONDUCTOR MEMORY AND METHOD FOR MANUFACTURING A SEMICONDUCTOR MEMORY
US Pat. 11841257 - Filed Aug 20, 2007

65, Nonvolatile semiconductor memory device including improved gate electrode
US Pat. 7298006 - Filed Sep 27, 2006

66, Semiconductor memory device and electric device with the same
US Pat. 7151686 - Filed Sep 21, 2004

67, Semiconductor memory device equipped with memory transistor and peripheral ...
US Pat. 10891133 - Filed Jul 15, 2004

68, NONVOLATILE SEMICONDUCTOR MEMORY
US Pat. 11687758 - Filed Mar 19, 2007

69, Nonvolatile semiconductor storage device and its manufacturing method
US Pat. 6117729 - Filed Jun 12, 1998

70, Semiconductor Memory and Method of Manufacturing the Same
US Pat. 11858731 - Filed Sep 20, 2007

 

71, Nonvolatile semiconductor memory having a control gate driver transistor ...
US Pat. 7031195 - Filed Sep 24, 2004

72, Nonvolatile semiconductor memory device capable of reducing threshold ...
US Pat. 6927998 - Filed Aug 30, 2004

73, Fabrication method of a nonvolatile semiconductor memory
US Pat. 7141474 - Filed Dec 10, 2004